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Abstract— This paper discusses the characteristics of power-
factor-correction (PFC) switching regulators of non-cascading
structures in terms of efficiency, input current harmonic dis-
tortion, and load transient response. The discussion begins
with simplified power flow diagrams of the non-cascading PFC
switching regulators and describes their essential features for
achieving power factor correction and tight voltage regulation.
Based on these diagrams, the various configurations of switching
regulators can be classified into three categories, each offering a
different possibility of performance tradeoffs. The first category
permits tradeoff between efficiency and input current harmonic
contents, the second permits tradeoff between efficiency and load
transient response, and the third allows tradeoffs among all
performance areas. The paper briefly reviews the non-cascading
structures of PFC switching regulators in terms of the three
categories. Simulation and experimental results are provided
to illustrate the performance tradeoffs in these PFC switching
regulators.
Index Terms— Ac-dc converter, efficiency, harmonic distortion,
load transient, power factor correction, voltage regulation.
I . I N T R O D U C T I O N
Power factor correction (PFC) is becoming a mandatory
functional requirement for ac-dc switching regulators [1]–[2],
in addition to fast load transient response and highly efficient
power conversion. Switching regulators, in general, achieve
their function by using two basic converters together with a
low-frequency (100 Hz or 120 Hz) energy storage element
which acts as an energy buffer to maintain power balance
between the instantaneous input power and the output power
[3]. The usual construction involves cascading a PFC pre-
regulator and a voltage regulator. Recently, motivated by an
efficiency concern, non-cascading structures have been con-
sidered for constructing PFC switching regulators. Essentially,
non-cascading structures prevent double processing of power
by the two essential stages and hence reduce the overall power
loss [4]–[17]. While such non-cascading structures allow ef-
ficiency to be improved, they present several unsolved design
problems relating to the optimization among a few basic
performances, namely, power factor, load transient response,
and efficiency.
Our objective in this paper is to investigate the effects of
the choice of non-cascading topologies on the performances
of PFC switching regulators. We begin with some descriptions
of the non-cascading topologies in terms of simplified power
flow diagrams [18]–[19]. Using these diagrams, we classify
the PFC switching regulators of non-cascading structures into
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Fig. 1. Power flow graphs for describing PFC switching regulators. (a)
Classical (cascade), (b) Category 1, (c) Category 2, and (d) Category 3.
three categories, each of which has a different possibility
of performance tradeoff. The first category permits tradeoff
between efficiency and input current harmonic contents, the
second permits tradeoff between efficiency and load transient
response, and the third allows tradeoffs among all performance
areas. We will take a brief literature survey of the non-
cascading PFC switching regulators [4]–[17] and then focus
on the performance analysis of the the various categories of
structures. Finally, we present simulation experimental results
to illustrate t he performance tradeoffs in these PFC switching
regulators.
I I . P O W E R F L O W D I A G R A M S
The power flow diagrams describing several PFC switching
regulators are shown in Fig. 1. The branches in the power
flow diagrams denote the paths through which power is
being transferred, and the arrows on the branches indicate the
direction of the power flow. Square boxes 1 and 2 represent
the PFC pre-regulator and the voltage regulator, respectively.
Suppose that the regulators allow power to be transferred in
only one direction, and that the storage element is a capacitor
and allows a bi-directional power flow.
Fig. 1 (a) presents the power flow diagram of the classical
PFC switching regulator which adopts a cascade structure. The
total input power is transferred from the input power source
to the storage element through the pre-regulator and then to
the load through the voltage regulator. In this case, the input
2006 2nd International Conference on Power Electronics Systems and Applications
153 of 288
12
iin
i2
vin
i1
k1
(b)
i2b
i1b
VB
vin
VB
vin
(c)
i2c
i1c
(a)
1-k1
L2b
Vo 2b
Fig. 2. (a) Power flow diagram of Category 1 switching regulators, (b) a simple example proposed by [5]; and (c) another one from [6].
power and the output power is fully controllable by the pre-
regulator and the voltage regulator, thus achieving PFC and
fast load transient r esponse. The efficiency is degraded as a
result of the serial power processing. The overall efficiency of
this kind of PFC regulators is
ηclassical = η1η2, (1)
where η1 and η2 are the efficiencies of the pre-regulator and
the voltage regulator, respectively.
The power flow diagrams of the non-cascading PFC switch-
ing regulators are shown in Figs. 1 (b) to (d). Fig. 1 (b) presents
Category 1 switching regulators [4]–[8]. In this category,
the output power is completely controlled by the voltage
regulator (converter 2). Thus, the load transient response can
be independently controlled. On the other hand, the input
power is split into two parts, one going into the PFC pre-
regulator and the other going to the storage, and both to
the load eventually. The overall efficiency of the switching
regulators in this category is
ηCategory1 = k1η2 + (1− k1)η1η2
= η1η2 + η2k1(1− η1), (2)
where k1 is the ratio at which the input power is split between
the pre-regulator and the storage. Clearly, tradeoff is mainly
possible between the efficiency improvement and the attainable
power factor. In this category, k1 is the parameter that controls
the tradeoff.
The non-cascading PFC switching regulators proposed in
some earlier publications [9]–[14] belong to Category 2 and
the power flow diagram is given in Fig. 1 (c). All of the input
power in this category of switching regulators goes to the PFC
pre-regulator. Thus, the input current can be independently
shaped by the PFC pre-regulator. The output from the PFC pre-
regulator is split between the storage (then voltage regulator)
and a direct path to the load. The efficiency of this category
of switching regulators is
ηCategory2 = k2η1 + (1− k2)η1η2
= η1η2 + η1k2(1− η2), (3)
where k2 is the ratio at which the output of the pre-regulator is
split between the storage and a direct path to the load. Clearly,
the transient response of the switching regulator can be traded
off for some efficiency improvement, i.e., the load transient
response is impaired by large value of k2 [12]–[13].
Fig. 1 (d) represents Category 3 switching regulators [15]–
[17]. The efficiency of this category of PFC regulators is
ηCategory3 = k3η1 + (1− k3)η2, (4)
where k3 is the ratio at which the input power is split between
the pre-regulator and the storage. Clearly, both the power
factor and the load transient response of the switching reg-
ulators cannot be independently controlled. Thus, the power
split ratio represents tradeoff between efficiency, power factor
and load transient response. While this arrangement provides
some flexibility for engineers to optimize performance, the
analysis can be rather complicated.
I I I . P E R F O R M A N C E A N A LY S I S
We make several assumptions about PFC switching regula-
tors with non-cascading structures prior to our analysis. First,
each PFC switching regulator is composed of a pre-regulator
and a voltage regulator, which have two clearly separated pre-
regulator and voltage regulator allowing independent control of
the individual duty cycles. The independent control circuitries
are the key to achieving low current harmonic and fast load
transient response simultaneously in the switching regulator.
Also, the input voltage of the switching regulator is a rectified
sinusoid, and then the input current of the pre-regulator is also
a rectified sinusoid. Finally the output voltage of the voltage
regulator is the desired dc voltage.
A. Category 1 PFC switching regulators
Referring to (2) and Fig. 2 (a), the output power of Category
1 PFC switching regulators can be defined by
PCategory1 = η2(Pink1 + Pin(1− k1)η1). (5)
Pin(1− k1) is the averaged input power of the pre-regulator
and is given by
Pin(1− k1) = vˆin|sin2pifmt| iˆ1|sin2pifmt|
=
vˆiniˆ1
2
(1− cos4pifmt).
Pin(1− k1) = vˆiniˆ12 , (6)
where vˆin and iˆ1 are the peak input voltage and the peak input
current of the pre-regulator respectively; fm is the ac mains
frequency. The power stored in the storage element is vˆin iˆ12 η1 .
Also, Pink1 is the power directly transferred from the ac
mains to the input port of the voltage regulator and is given
by
Pink1 = vˆin|sin2pifmt| i2. (7)
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Fig. 3. (a) Power flow diagram of Category 2 switching regulators, (b) a simple example proposed by [10], and (c) another one from [13].
Putting (6) and (7) in (5), we get
PCategory1 = η2(vˆin|sin2pifmt| i2 + vˆiniˆ12 η1). (8)
i2 =
PCategory1
η2vˆin|sin2pifmt| −
iˆ1η1
2|sin2pifmt| , (9)
where i2 is a part of the input current of the switching regu-
lator. This current directly goes to the voltage regulator. Thus,
the total input current of this category switching regulator is
iin =
PCategory 1
η2vˆin|sin2pifmt| −
iˆ1η1
2|sin2pifmt|
+iˆ1|sin2pifmt|. (10)
Examples: Based on the foregoing analysis, we apply (5)–
(10) in the switching regulators proposed earlier [5], [6] to
calculate the input current harmonic distortion. Figs. 2 (b)
and (c) show the simplified circuits of the proposed switching
regulators. For the circuits of Figs. 2 (b) and (c), k1 is
k1 =
vˆin|sin2pifmt|
VB + vˆin|sin2pifmt| , (11)
where VB is the voltage of the storage element. From Fig. 2
(b), i2b can be given by
i2b =
PCategory1
η2(VB + vˆin|sin2pifmt|) . (12)
Putting (8) and (11) in (12), we have the input current of Fig. 2
(b), as
iin =
vˆiniˆ1bη1
2(1− k1)(VB + vˆin|sin2pifmt|)
+iˆ1b|sin2pifmt|. (13)
where η1 and η2 are the efficiencies of the buck-boost
converter and the two-switch forward converter, respectively,
shown in Fig. 2 (b).
The input voltage value of voltage regulators is one of
important parameters that affects the transient response time
of the switching regulators. In the classical PFC switching reg-
ulators, this value is fixed and controlled by a PFC controller,
therefore the transient response time affected by input voltage
is also fixed. However in these two examples, this value is
changing and is depended by k1 . Referring to Fig. 2 (b), the
minimum transient response time affected by the input voltage
of the voltage regulator can be evaluated by
∆i2b
∆t2b
=
(VB + vˆin|sin2pifmt|)− Vo2b
L2b
. (14)
where ∆i2b is the change in input current of the voltage
regulator at load transient period, Vo2b is the output voltage,
and L2b is inductance of the output inductor. Assuming that
the transformer turn ratio is 1 : 1 , the duty cycle is unity in the
transient period, and the output power is changed from 10%
of full load condition to 90% , we can show that,
∆i2b =
(0.9PCategory1 − 0.1PCategory1)
(VB + vˆin|sin2pifmt|)η2 , (15)
where η2 is the efficiency of the two-switch forward converter
in Fig. 2 (b). By using (11), then (15) & (14) give the minimum
transient response time affected by the input voltage of the
voltage regulator for Fig. 2 (b), as
∆t2b =
(0.9PCategory1 − 0.1PCategory1)L2b
η2((
vˆin|sin2pifmt|
k1
)2 − Vo2b vˆin|sin2pifmt|k1 )
. (16)
Clearly, the current harmonic distortion and the efficiency
of Category 1 switching regulators are directly affected by
k1 . The transient response time of this category switching
regulators is influenced by the circuit parameters of the voltage
regulator including k1 .
B. Category 2 PFC switching regulators
Fig. 3 shows the power flow diagram of the switching
regulators under Category 2. The input current of the switch-
ing regulators is completely processed by the pre-regulator.
Suppose that the current is a rectified sinusoid. The output
power is represented by
PCategory2 = η1(Poutk2 + Pout(1− k2)η2), (17)
where Pout is the averaged output power of pre-regulator.
Thus, (17) can be extended to
PCategory2 = η1(k2
vˆiniˆ1
2
(1− cos4pifmt)
+(1− k2) vˆiniˆ12 η2), (18)
and k2 becomes
k2 =
PCategory2 − Poutη1η2
Poutη1 − Poutη1η2
. (19)
Obviously, k2 is equal to zero, when PCategory2 is equal to
Poutη1η2 . This means that the input power is processed by
the PFC pre-regulator and the voltage regulator serially. This
is the least efficient power conversion. When k2 is equal to
one, the total output power of the PFC pre-regulator is directly
transferred to the load and the output voltage without a tight
voltage regulation. Therefore, the maximum value of k2 should
be less than 1 for a tight voltage regulation.
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Examples: We use two examples to explain the relation-
ship between the dynamic response of Category 2 switching
regulators and the value of k2 . The two example circuits
were proposed in [10] and [13]. Figs. 3 (b) and (c) show
the proposed circuits. In Fig. 3 (b), k2 can be defined by
k2b = VoVS+Vo . The output voltage of the PFC pre-regulator
contains low frequency (100 Hz or 120 Hz) ripple voltage.
Thus, the output voltage of the PFC pre-regulator must contain
a dc voltage which is larger or equal to the output voltage to
fulfil the output voltage regulation. In Fig. 3 (c), moreover,
k2 is represented by k2c = V2V1 . In order to provide tight
voltage regulation, it must satisfy V2 < Vo < V1 , i.e., k2b
should be smaller than 1. Furthermore, k2 controls the input
voltage value of the voltage regulator and has an impact on
the transient response time, from Fig. 3(b)
∆i3b
∆t3b
=
Vs
L3b
, (20)
where ∆i3b is the change in input current at load transient
period, Vs is the input voltage of the buck-boost converter, and
L3b is an inductance of the converter. Assuming that again,
the duty cycle is unity in the transient period and the load is
changed from 10% of the full load condition to 90% , we can
get
∆i3b =
(0.9PCategory2 − 0.1PCategory2)
η2Vs
. (21)
where η2 is the efficiency of the buck-boost converter in Fig. 3
(b). Therefore, the minimum transient response time affected
by the input voltage is
∆t3b =
(0.9PCategory2 − 0.1PCategory2)L3b
η2V 2s
. (22)
For maintaining a high power factor, the pre-regulators
can only provide a slow power transient response and the
bandwidth of this response is about one-fifth of the ac mains
frequency [20], therefore the buffer energy stored in the
storage element becomes a critical parameter in the load
transient view point. The energy stored in the storage elements
is presented by
Energy = Power × Time = 1
2
CV 2. (23)
To ensure that the transient response of PFC switching regula-
tors will not be affected by its slow power transient response
of the pre-regulators, the energy stored in the storage elements
must support all the output power in one-fifth of the ac mains
period time. Since k2 is a ratio between the input voltage and
output voltage of this category switching regulators and the
voltage level of this category switching regulator is relatively
lower than the classical one, the capacitance of this category
regulators must be larger than that of the classical counters
part for saving the same energy.
From these two examples, we can also observe that the duty
cycle of the voltage regulator of the circuits is large, when k2b
and k2c are kept high. Thus, the headroom for changing the
duty cycle becomes quite small, and the dynamic response of
the voltage regulators is restrained by this narrow margin.
Eventually, k2 not only affects the transient response and
the gain of efficiency of this category switching regulators, but
also gives a penalty in the cost of the energy storage element.
C. Category 3 PFC switching regulators
The non-cascading PFC switching regulators proposed ear-
lier by [15]–[17] belong to Category 3. The output voltage
of these switching regulators contains low-frequency ripples
because of the connection between the storage element and
the two converters. The only way to reduce this ripple voltage
is to use a bigger output capacitor.
In fact, this category of switching regulators can be repre-
sented by several different power flow diagrams [18]. One of
the power flow diagrams of this category is shown in Fig. 4.
First, (4) can be extended to
1
2
k
i
in
v
in
1-k
i
1
i
2
3
3
Fig. 4. A power flow diagram of Category 3 switching regulators.
PCategory3 = η1vˆiniˆ1|sin2pifmt|2
+η2vˆin|sin2pifmt|i2, (24)
where the input current of the PFC pre-regulator is a rectified
sinusoidal current, iˆ1|sin2pifmt| and the input current of the
switching regulator is equal to i1+ i2 . Also, i2 can be derived
by
i2 =
PCategory3
η2vˆin|sin2pifmt| −
η1
η2
iˆ1|sin2pifmt|, (25)
Thus, iin is equal to
iin =
PCategory3
η2vˆin|sin2pifmt| −
η1
η2
iˆ1|sin2pifmt|
+iˆ1|sin2pifmt|. (26)
In this power flow diagram, k3 can be written as
k3 =
Ppreregulator
Pin
=
iˆ1|sin2pifmt|
i2 + iˆ1|sin2pifmt|
, (27)
where Ppreregulator is the input power of the pre-regulator
which is transferred to the load via the storage element, and
Pin is the input power of the switching regulator. Putting (27)
into (26), we get
iin =
PCategory3
(η2 + η1k3)vˆin|sin2pifmt| +
η2iˆ1|sin2pifmt|
η2 + η1k3
. (28)
Clearly, k3 is an important parameter which affects the input
current harmonic distortion and the dynamic response of
Category 3 switching regulators.
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I V. S I M U L AT I O N R E S U LT S
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Some simulation results of Category 1 PFC regulators and
Category 2 PFC regulators are presented here. In the simu-
lation, the specifications of switching regulators are defined
as follows: the output voltage is 48 Vdc , the input voltage of
the switching regulator is 110 Vac and the ac mains frequency
is 50 Hz, the efficiency of the pre-regulator and the voltage
regulator are 90 %, the output power of the switching regulator
is 100 W, and the output inductor of the voltage regulator is
500 µH. By using (2), (11), and (16), the relationship between
k1 , transient response time and gain in efficiency is given in
Fig. 5. Fig. 6 shows minimum transient response time, input
voltage of voltage regulator, and gain in efficiency in Category
2 PFC regulators at the different value of k2 . Using (23), the
capacitance of the energy storage element is also shown in
Fig. 6. The storage time is set for 0.1 s , which is time for
one-fifth in 50 Hz ac mains voltage, at 100 W output power.
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Fig. 7. The simplified circuit diagram of the prototypes. (a) Category 1 PFC
regulator and (b) Category 2 PFC regulator.
V. E X P E R I M E N TA L R E S U LT S
Two laboratory prototypes are built to demonstrate the
performances of Category 1 PFC regulators and Category 2
PFC regulators experimentally. Figs. 7 (a) and (b) show the
simplified circuit diagram of Category 1 PFC regulators and
Category 2 PFC regulators, respectively. In the prototype of
Category 1 PFC regulator, the pre-regulator is a buck-boost
converter and the voltage regulator is a flyback converter. In
the prototype of Category 2 PFC regulator, the pre-regulator
and the voltage regulator are a flyback converter and a buck-
boost converter, respectively. Those converters are controlled
by their own control circuitries. The major specifications of
the prototypes are as follows: the input voltage is 110 Vac , the
output voltage is 48 V, the maximum output power is 100 W,
and the switching frequency for both regulators are 100 kHz.
Fig. 8 shows the total current harmonic distortion of Category
1 PFC regulator for different k1 conditions. Figs. 9 (a) to
(c) show the gain in efficiency of Category 1 PFC regulator
compared with the cascading structure for different values of
k1 . Figs. 10 (a) to (c) show the waveforms of this category
PFC regulator: input voltage of the voltage regulator (upper
trace), input voltage (middle trace) and input current (lower
trace) of the PFC regulator. The decreased k1 leads the gain
in the efficiency is decreasing, but the total current harmonic
distortion of this category PFC regulator is improved by lower
k1 .
Figs. 11 (a) to (c) show the waveforms of Category 2 PFC
regulator: output voltage of the pre-regulator (upper trace),
input voltage (middle trace) and input current (lower trace)
of the PFC regulator. Fig. 12 shows the overall efficiency of
this category PFC regulator for different values of k2 . Fig. 13
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Fig. 9. Efficiency comparison of Category 1 PFC regulator [Fig. 7(a)], showing the non-cascading structure efficiency and the cascading structure efficiency
for different values of k1 : (a) k1 = 0.3, (b) k1 = 0.4, and (c) k1 = 0.5.
(a) (b) (c)
Fig. 10. The measured waveforms of Category 1 PFC regulator [Fig. 7(a)]: input voltage of voltage regulator (upper trace), input voltage (middle trace) and
filtered input current (lower trace) of the regulator for different values of k1 : (a) k1 = 0.3, (Ch1: 200 V/div, Ch2: 100 V/div, and Ch3: 1 A/div) (b) k1 = 0.4,
(Ch1: 200 V/div, Ch2: 100 V/div, and Ch3: 1 A/div) and (c) k1 = 0.5, (Ch1: 100 V/div, Ch2: 100 V/div, and Ch3: 1 A/div).
(a) (b) (c)
Fig. 11. The measured waveforms of Category 2 PFC regulator [Fig. 7(b)]: output voltage of pre-regulator (upper trace), input voltage (middle trace) and
filtered input current (lower trace) of the regulator for different values of k2 : (a) k2 =0.25, (b) k2 =0.35, (c) k2 =0.5. (Ch1: 100 V/div, Ch2: 100 V/div, and
Ch3: 1 A/div).
shows the current harmonic distortion of the PFC regulator
for different k2 conditions. Based on the measured results, the
input current harmonic is independent of the value of k2 , but
the overall efficiency is reduced by lower k2 .
2006 2nd International Conference on Power Electronics Systems and Applications
158 of 288
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 10  20  30  40  50  60  70  80  90  100
Total Current Harmonic Distortion (%)
P out  (W)
k 1 =0.5
k 1 =0.4
k 1 =0.3
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V I . C O N C L U S I O N
In view of the large number of PFC switching regulators
reported recently, we have presented a systematic study of
their characteristics with an aim to understanding the various
design tradeoff possibilities. In this paper we focus on those
PFC switching regulators having a non-cascading structure,
i.e., the pre-regulator and the post voltage regulator are not
connected in cascade. Efficiency is generally improved, but
often at a price. Here, we have considered the relationship
between the type of structure and the possible tradeoff it offers
to engineers. Specifically we have considered efficiency, power
factor and load transient response, and described how different
structures affect the optimization of the different performance
areas. Basically we have used the power flow diagram as a
tool for analyzing the non-cascading switching regulators and
their performance tradeoffs. Three categories of structures are
considered here. Some simulation and experimental results are
shown to illustrate the basic phenomena.
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